

FIG. 1




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C

FIG. 4

The diagram illustrates a two-stage parallel processing system. It begins with an input A entering a block labeled $SR-A$ (541). From $SR-A$, two parallel paths emerge, each starting with a gain of 1. The first path, labeled a_i (531), enters a processing unit PU Stage 1. The second path, labeled a_{i+1} (532), enters a processing unit PU Stage 2. Both processing units receive multiple parallel inputs from a common source B , which also receives an input P . The outputs of the processing units are labeled TC and TS . These outputs are fed into a series of feedback blocks: $SR-TC$ (551) receives TC from both stages; $SR-TS$ (553) receives TS from both stages; $SR-P$ receives P from both stages; and $SR-B$ (543) receives B from both stages. The outputs of these feedback blocks are then fed back into the input B of the processing units. A final output B (545) is shown at the bottom of the diagram.

FIG. 5




FIG. 6





FIG. 7A

FIG. 7B

FIGS. 7A-7B




FIG. 8

001780" 6222E960




FIG. 10

001180" 622/E960




FIG. 11A




FIG. 11B

FIG. 11